

# 2SK408, 2SK409

SILICON N-CHANNEL MOS FET

HITACHI/LOPTOELECTRONIC


**HF/VHF POWER AMPLIFIER**

**■ FEATURES**

- High Breakdown Voltage.
- You Can Decrease Handling Current.
- Included Gate Protection Diode.
- No Secondary-Breakdown.
- Wide A.S.O. (Area of Safe Operation)
- Simple Bias Circuitry
- No Thermal Runaway.


2SK408

2SK409



2SK408  
1. Gate  
2. Source  
3. Drain

2SK409  
1. Drain  
2. Source  
3. Gate



(Dimensions in mm)

(JEDEC TO-220AB)

**■ ABSOLUTE MAXIMUM RATINGS ( $T_c=25^\circ\text{C}$ )**

Item	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DSS}$	180	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Drain Current	$I_D$	2	A
Channel Dissipation	$P_A^*$	30	W

**POWER VS. TEMPERATURE DERATING**



Channel Temperature	$T_{ch}$	150	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	$-55 \sim 150$	$^\circ\text{C}$


\*VALUE AT  $T_c=25^\circ\text{C}$

**■ ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ )**





max.	Unit	Item	Symbol	Test Condition	min.	typ.	n
—	W	Power Output	$P_o$	$V_{DD}=80\text{V}, f=28\text{MHz}$	10	16	
—	%	Drain Efficiency	$\eta$	$I_{DQ}=50\text{mA}, P_o=150\text{mW}$	—	80	
—	V	Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=10\text{mA}, V_{GS}=0$	180	—	
3.0	V	Gate-Source Cutoff Voltage	$V_{GS(off)}$	$I_D=1\text{mA}, V_{DS}=10\text{V}$	0.5	—	
1.0	mA	Drain Current	$I_{DSS}$	$V_{DS}=140\text{V}, V_{GS}=0$	—	—	
8.0	V	Drain-Source Saturation Voltage	$V_{DS(on)}$	$I_D=1.0\text{A}, V_{GS}=10\text{V}^*$	—	6.5	
—	S	Forward Transfer Admittance	$Y_{fs}$	$I_D=1.0\text{A}, V_{GS}=20\text{V}^*$	0.2	0.2	
—	pF	$V_{GS}=5\text{V}, V_{DS}=0, f=1\text{MHz}$			100	—	
—	pF	$V_{GS}=-5\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$			20	—	
—	pF	$V_{GD}=-50\text{V}, f=1\text{MHz}$			0.2	—	
—	W <sub>REP</sub>	$V_{DD}=80\text{V}, f=28\text{MHz}$			10	—	
—	dB	$\Delta f=20\text{kHz}, \text{IMD} \leq -30\text{dB}$			20	—	
—	pF	Input Capacitance					$C_{in}$
—	pF	Output Capacitance					$C_{out}$
—	pF	Reverse Transfer Capacitance					$C_{rfs}$
—	W	Power Output					$P_o$
—	dB	Power Gain					P.G

\*Pulse Test


**MAXIMUM SAFE OPERATION AREA**




**TYPICAL OUTPUT CHARACTERISTICS**




**IMPEDANCE**




**TYPICAL TRANSFER CHARACTERISTICS**




**FORWARD TRANSFER ADMITTANCE VS. DRAIN CURRENT**




**VS. GATE**



**INPUT CAPACITANCE VS. GATE-SOURCE VOLTAGE**




**OUTPUT CAPACITANCE VS. DRAIN-SOURCE VOLTAGE**




HITACHI/OPTOELECTRONIC BLE D


OUTPUT POWER, DRAIN EFFICIENCY VS. INPUT POWER




OUTPUT POWER VS. INPUT POWER (2 TONES)



INTER-MODULATION DISTORTION VS. OUTPUT POWER



28MHz Pout TEST CIRCUIT



- $C_1, C_2, C_3 = 50\text{pF}$
- $C_4 = 68\text{pF}$
- $C_5 = 20\text{pF}$
- $C_6 = 1.5\text{pF}$
- $C_7, C_8 = 0.1\mu\text{F}$
- $C_9 = 4.7\mu\text{F}$
- $C_{10} = 22\mu\text{F}$
- $L_1: ID=12\text{mm}, d=1.5\text{mm}, T=6T$
- $L_2: ID=12\text{mm}, d=1.5\text{mm}, T=9T$
- $L_3: ID=12\text{mm}, d=1.5\text{mm}, T=5T$